[1]
K. Santhi et al. trans. 2026. Design and Implementation of Approximate 9:2 Compressor Based 16-Bit Dadda Multiplier Using Verilog. International Journal of Scientific Research in Science and Technology. 13, 2 (Mar. 2026), 322–327.