K. R. Surendra et al. trans. 2026. Security Enhancement in Digital Circuits Using Probabilistic Delay Insertion and Timing Obfuscation. International Journal of Scientific Research in Science and Technology. 13, 2 (Mar. 2026), 378–386.