V. Venkatesh et al. trans. 2025. VLSI Implementation of Fully Parallel and CSD FIR Filter Architecture Using Clock Gating. International Journal of Scientific Research in Science and Technology. 12, 1 (Feb. 2025), 658–666.