(1)
Security Enhancement in Digital Circuits Using Probabilistic Delay Insertion and Timing Obfuscation. Int J Sci Res Sci & Technol 2026, 13 (2), 378-386.