1.
Security Enhancement in Digital Circuits Using Probabilistic Delay Insertion and Timing Obfuscation. Int J Sci Res Sci & Technol. 2026;13(2):378-386. Accessed April 29, 2026. https://mail.ijsrst.com/index.php/home/article/view/IJSRST261337