Enhancing Power Efficiency in FIR Filter VLSI Architecture for Seismic Signal Processing with Clock Gating. Int J Sci Res Sci & Technol. 2025;12(2):866-874. Accessed March 11, 2026. https://mail.ijsrst.com/index.php/home/article/view/IJSRST251222634