V. Venkatesh, M. Poojitha, B. Nandini, P. Hemanth, and Dr.V.Ramesh babu, trans. 2025. “VLSI Implementation of Fully Parallel and CSD FIR Filter Architecture Using Clock Gating”. International Journal of Scientific Research in Science and Technology 12 (1): 658-66. https://mail.ijsrst.com/index.php/home/article/view/IJSRST25121205.