K. R. Surendra (trans.) (2026) “Security Enhancement in Digital Circuits Using Probabilistic Delay Insertion and Timing Obfuscation”, International Journal of Scientific Research in Science and Technology, 13(2), pp. 378–386. Available at: https://mail.ijsrst.com/index.php/home/article/view/IJSRST261337 (Accessed: 29 April 2026).