K. R. Surendra, et al., translators. “Security Enhancement in Digital Circuits Using Probabilistic Delay Insertion and Timing Obfuscation”. International Journal of Scientific Research in Science and Technology, vol. 13, no. 2, Mar. 2026, pp. 378-86, https://mail.ijsrst.com/index.php/home/article/view/IJSRST261337.