V. Venkatesh, M. Poojitha, B. Nandini, P. Hemanth, and Dr.V.Ramesh babu, trans. “VLSI Implementation of Fully Parallel and CSD FIR Filter Architecture Using Clock Gating”. International Journal of Scientific Research in Science and Technology 12, no. 1 (February 23, 2025): 658–666. Accessed February 28, 2026. https://mail.ijsrst.com/index.php/home/article/view/IJSRST25121205.