Design and Implementation of Approximate 9:2 Compressor Based 16-Bit Dadda Multiplier Using Verilog. Int J Sci Res Sci & Technol. 2026;13(2):322-327. Accessed April 29, 2026. https://mail.ijsrst.com/index.php/home/article/view/IJSRST261332