K. Santhi, M. Chinna Rami Reddy, T. Deepika, Appana Jaiviswesh, M. Sri Kasyap, and D. R. Sandeep, trans. “Design and Implementation of Approximate 9:2 Compressor Based 16-Bit Dadda Multiplier Using Verilog”. International Journal of Scientific Research in Science and Technology 13, no. 2 (March 25, 2026): 322–327. Accessed April 29, 2026. https://mail.ijsrst.com/index.php/home/article/view/IJSRST261332.